Design a VHDL module
Inputs: din, clock, reset
Output dout
The first D-Flip-Flop (DFF) should have its D input connected to a module input and the last DFF should have its Q output connected to the module output. Include a clock and a reset to the module. The reset should asynchronously reset all four DFFs. Use a separate process for each DFF
