a dma controller has fiv e channels. the controller is capable of requesting a 32-bit word every 40 nsec. a response takes equally long. how fast does the bus have to be to avoid being a bottleneck?